

3-6-00

A

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Docket No. 94-C-096C2
Prior Application No.: 08/645,003
First Named Inventor: Kuei-Wu Huang et al

Examiner: R. Booth
Art Unit: 2812

ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, D.C. 20231

Sir: This is a request for filing a ☒ **continuation**
☐ **continuation-in-part**
☐ **divisional**

application under 37 CFR 1.53(b), of pending prior application serial no. 08/645,003, filed on May 9, 1996, for METHOD OF FORMING PLANARIZED STRUCTURES IN AN INTEGRATED CIRCUIT.

1. ☒ Enclosed is a complete copy of the prior application **including the oath or declaration as originally filed** and an affidavit or declaration verifying it as a true copy. (See No. 14 for declaration.)
2. _____ New formal drawings are enclosed.
3. _____ A preliminary amendment is enclosed. (Claims added by this amendment have been properly numbered consecutively beginning with the number next following the highest numbered original claim in the prior application.)
4. ☒ Also enclosed: Return Postcard
5. _____ A verified statement to establish small entity status under 37 CFR 1.9 and 1.27 ___ is enclosed ___ was filed in the prior application and such status is still proper and desired (37 CFR 1.28(a).
6. _____ Cancel in this application original claims ___ of the prior application before calculating the filing fee. (At least one original independent claim must be retained for filing purposes.)
7. ☒ Amend the specification by inserting the following sentence before the first line: "This is a ☒ Continuation, ___ Continuation-in-Part or ___ Division of application serial no. 08/645,003, filed May 9, 1996, currently pending."
8. _____ Priority of application serial No. ___, filed on ___, in ___ is claimed under 35 U.S.C. 119. The certified copy has been filed in prior application serial no. ___, filed _
_____.

jc678 U.S. PTO
09/517987
03/03/00

Express Mail No. EL497382725US

I hereby certify that this paper or fee is being deposited with the United States Postal Service as "Express Mail Post Office to Addressee" service under 37 C.F.R. § 1.10 on the date indicated below and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231, on March 3, 2000.

By: Beth Costner

Beth Costner

9. X The filing fee is calculated below:

CLAIMS AS FILED IN THE PRIOR APPLICATION
LESS ANY CLAIMS CANCELLED BY AMENDMENT NOW

Basic Fee	=	\$690.00
Extra Total Claims (___ x \$18.00)	=	0.00
Extra Independent Claims (___ x \$78.00)	=	0.00
Total Filing Fee:	=	\$690.00

10. _____ The Commissioner is hereby authorized to charge \$ and any additional fee which may be required, or credit any overpayment to Deposit Account . *A duplicate of this sheet is enclosed.*

11. _____ A check in the amount of \$00 is enclosed.

12. X The prior application is assigned of record to STMICROELECTRONICS, INC..

13. X The power of attorney in the prior application is to Lisa K. Jorgenson.

- a. X The power of attorney appears in the original papers in the prior application.
- b. _____ A new power of attorney is enclosed (*adding prosecution attorneys*).
- c. _____ Since the power of attorney does not appear in the original papers, a copy of the power in the prior application is enclosed.
- d. X Address all future communication to: **Lisa K. Jorgenson, Esq.,
STMicroelectronics, Inc., 1310 Electronics Drive, Carrollton, Texas 75006.**

14. X I hereby verify that the attached papers are a true copy of prior application serial no. 08/645,003, as originally filed on May 9, 1996.

The undersigned declares further that all statements made herein of his or her own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under § 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application of any patent issuing thereon.

March 3, 2000

Date


Dan Venglarik
Reg. No. 39,409, for

Address of signatory:
FELSMAN, BRADLEY, VADEN,
GUNTER & DILLON, LLP
201 Main Street, Suite 1600
Fort Worth, Texas 76102
817/332-8143

____ Inventor(s)
____ Assignee of complete interest
____ Attorney or agent of record
 X Filed under §1.34(a)

Table 1. Demographic characteristics of the study population	
Age (years)	Mean (SD)
Male	55.2 (10.5)
Female	56.8 (11.2)
Marital status	
Married	78.5%
Single	21.5%
Education level	
High school or less	45.2%
College or more	54.8%
Occupation	
Professional	32.1%
Managerial	28.5%
Technical	15.3%
Service	12.7%
Unemployed	11.4%
Income (USD/month)	
< 1000	18.9%
1000-2000	35.6%
2000-3000	22.1%
> 3000	23.4%
Health insurance	
Yes	89.2%
No	10.8%
Smoking status	
Smoker	25.3%
Non-smoker	74.7%
Alcohol consumption	
Regular	12.5%
Occasional	38.7%
Never	48.8%
Comorbidities	
Hypertension	42.1%
Diabetes	18.5%
Cholesterol	35.2%
Asthma	15.8%
Depression	22.3%
Medication use	
Antidepressants	15.4%
Antipsychotics	8.9%
Mood stabilizers	12.1%
Other psychotropic	10.5%
Non-psychotropic	53.1%

Table 1. Demographic characteristics of the study population	
Age (years)	Mean (SD)
Male	55.2 (10.5)
Female	56.8 (11.2)
Marital status	
Married	78.5%
Single	21.5%
Education level	
High school or less	45.2%
College or more	54.8%
Occupation	
Professional	32.1%
Managerial	28.5%
Technical	15.3%
Service	12.7%
Unemployed	11.4%
Income (USD/month)	
< 1000	18.9%
1000-2000	35.6%
2000-3000	22.1%
> 3000	23.4%
Health insurance	
Yes	89.2%
No	10.8%
Smoking status	
Smoker	25.3%
Non-smoker	74.7%
Alcohol consumption	
Regular	12.5%
Occasional	38.7%
Never	48.8%
Comorbidities	
Hypertension	42.1%
Diabetes	18.5%
Cholesterol	35.2%
Asthma	15.8%
Depression	22.3%
Medication use	
Antidepressants	15.4%
Antipsychotics	8.9%
Mood stabilizers	12.1%
Other	3.6%
Study duration (months)	Mean (SD)
Male	12.5 (3.2)
Female	13.1 (3.5)

Table 1. Demographic characteristics of the study population	
Age (years)	Mean (SD)
Male	55.2 (10.5)
Female	56.8 (11.2)
Marital status	
Married	78.5%
Single	21.5%
Education level	
High school or less	45.2%
College or more	54.8%
Occupation	
Professional	32.1%
Managerial	28.5%
Technical	15.3%
Service	12.7%
Unemployed	11.4%
Income (USD/month)	
< 1000	18.9%
1000-2000	35.6%
2000-3000	22.1%
> 3000	23.4%
Health insurance	
Yes	89.2%
No	10.8%
Smoking status	
Smoker	25.3%
Non-smoker	74.7%
Alcohol consumption	
Regular	12.5%
Occasional	38.7%
Never	48.8%
Comorbidities	
Hypertension	42.1%
Diabetes	18.5%
Cholesterol	35.2%
Asthma	15.8%
Depression	22.3%
Medication use	
Antidepressants	15.4%
Antipsychotics	8.9%
Mood stabilizers	12.1%
Other	3.6%
Study duration (months)	Mean (SD)
Male	12.5 (3.2)
Female	13.1 (3.5)

Table 1. Demographic characteristics of the study population	
Age (years)	Mean (SD)
Male	55.2 (10.5)
Female	56.8 (11.2)
Marital status	
Married	78.5%
Single	21.5%
Education level	
High school or less	45.2%
College or more	54.8%
Occupation	
Professional	32.1%
Managerial	28.5%
Technical	15.3%
Service	12.7%
Unemployed	11.4%
Income (USD/month)	
< 1000	18.9%
1000-2000	35.6%
2000-3000	22.1%
> 3000	23.4%
Health insurance	
Yes	89.2%
No	10.8%
Smoking status	
Smoker	25.3%
Non-smoker	74.7%
Alcohol consumption	
Regular	12.5%
Occasional	38.7%
Never	48.8%
Comorbidities	
Hypertension	42.1%
Diabetes	18.5%
Cholesterol	35.2%
Asthma	15.8%
Depression	22.3%
Medication use	
Antidepressants	15.4%
Antipsychotics	8.9%
Mood stabilizers	12.1%
Other	3.6%
Study duration (months)	Mean (SD)
Male	12.5 (3.2)
Female	13.1 (3.5)

Table 1. Demographic characteristics of the study population	
Age (years)	Mean (SD)
Male	55.2 (10.5)
Female	56.8 (11.2)
Marital status	
Married	78.5%
Single	21.5%
Education level	
High school or less	45.2%
College or more	54.8%
Occupation	
Professional	32.1%
Managerial	28.5%
Technical	15.3%
Service	12.7%
Unemployed	11.4%
Income (USD/month)	
< 1000	18.9%
1000-2000	35.6%
2000-3000	22.1%
> 3000	23.4%
Health insurance	
Yes	89.2%
No	10.8%
Smoking status	
Smoker	25.3%
Non-smoker	74.7%
Alcohol consumption	
Regular	12.5%
Occasional	38.7%
Never	48.8%
Comorbidities	
Hypertension	42.1%
Diabetes	18.5%
Cholesterol	35.2%
Asthma	15.8%
Depression	22.4%
Medication use	
Antidepressants	15.3%
Antipsychotics	8.7%
Mood stabilizers	12.1%
Other psychotropic drugs	10.5%
Non-psychotropic drugs	25.6%
Adherence to treatment	
High	65.4%
Low	34.6%

1 **METHOD OF FORMING PLANARIZED STRUCTURES**
2 **IN AN INTEGRATED CIRCUIT**

3 This application is related to co-pending application S.N. _____, (Attorney
4 Docket No. 95-c-079), filed on the same day herewith, June 7, 1995, both assigned to
5 SGS-Thomson Microelectronics, Inc. and incorporated herein by reference.

6 1. Field of the Invention

7 The present invention relates generally to semiconductor integrated circuit
8 processing, and more specifically to an improved method of forming more planarized
9 structures in an integrated circuit.

10 2. Background of the Invention

11 As is well known in the field of integrated circuit design, layout and fabrication,
12 the manufacturing cost of a given integrated circuit is largely dependent upon the chip
13 area required to implement desired functions. The chip area, in turn, is defined by the
14 geometries and sizes of the active components such as gate electrodes in
15 metal-oxide-semiconductor (MOS) technology, and diffused regions such as MOS
16 source and drain regions and bipolar emitters and base regions.

17 Device structures are constantly being proposed with the objective of producing
18 higher response speeds, higher device yields and reliability, lower power consumption

1 and higher power handling capability. Many of the device improvements are achieved
2 by scaling down or miniaturizing the devices. One approach is to simply scale down all
3 process variables, dimensions and voltages. This approach includes, among other
4 factors, for example for the typical MOS device, scaling dielectric thicknesses, channel
5 lengths and widths, junction widths and doping levels. With this approach, the number
6 of devices per unit area increases, threshold voltages decrease, delay time across
7 channels decreases and power dissipated per area decreases. All device parameters,
8 however, do not need to be scaled by the same constant. A design or process
9 engineer may scale some device parameters independently of others which would
10 optimize device operation. This more flexible approach would allow for a choice in
11 geometries to fit with various tradeoffs for device optimization, rather than choosing a
12 more strict scaling approach.

13 In addition to the geometries and sizes of active components and the ability to
14 scale process variables, the chip area also depends on the isolation technology used.
15 Sufficient electrical isolation must be provided between active circuit elements so that
16 leakage current and low field device threshold voltages do not cause functional or
17 specification failures. Increasingly more stringent specifications, together with the
18 demand, for example, for smaller memory cells in denser memory arrays, places
19 significant pressure on the isolation technology in memory devices, as well as in other
20 modern integrated circuits.

1 A well-known and widely-used isolation technique is the local oxidation of silicon,
2 commonly referred to as LOCOS, to form a field oxide region separating various active
3 areas of an integrated circuit. The LOCOS process was a great technological
4 improvement in reducing the area needed for the isolation regions and decreasing
5 some parasitic capacitances. This technique involves forming a silicon nitride over a
6 deposited polysilicon, patterning the nitride and polysilicon, and then etching away the
7 regions uncovered by the pattern. The exposed regions are then oxidized to form the
8 field oxide. This process though is subject to certain well-known limitations, such as the
9 lateral encroachment of the oxide into the active areas, known as "birdbeaking" wherein
10 the oxygen diffuses laterally under the polysilicon/nitride mask and in the silicon. The
11 birds' beak increases the isolation area thereby decreasing the available active area for
12 devices. Other limitations include additional topography added to the integrated circuit
13 surface and undesired nitride spots forming along the interface of the silicon substrate
14 and silicon oxide regions, known as the "Kooi" effect. Thermally grown gate oxides
15 formed subsequent to the formation of the field oxide are impeded in the region of these
16 nitride spots. Typically, these nitride spots are removed before gate oxides are formed,
17 as with the well-known sacrificial oxide process as described more fully in United
18 States Patent Number 4,553,314 issued on November 19, 1985 to Chan et al.
19 However, the process of removing the nitride spots increases complexity and thus
20 additional manufacturing costs as well as adding additional topography to the wafer
21 causing step coverage problems at later stages.

1 Another well-known isolation technique is to form a standard field oxide by
2 depositing silicon dioxide on the surface of the substrate, patterning and etching the
3 field oxide to expose the active regions, leaving the oxide in the desired isolation
4 regions. There is a known limitation with this approach, also. The etch step produces
5 steep sidewalls causing step coverage problems for subsequently formed layers. Steps
6 have been proposed to taper or round the steep sidewalls of the field oxide, but these
7 may not be reproducible. In active regions where gate electrodes are to be formed
8 from a first layer of polysilicon, the conformal nature of polysilicon causes undesired
9 polysilicon sticks that when etched to expose the silicon substrate between the isolation
10 regions forms along the steep field oxide sidewalls. These sticks are strips of
11 polysilicon which remain after etching adjacent the field oxide at the substrate surface
12 due to the height of the sidewalls and the conformality of polysilicon as deposited. In
13 addition, undesired increases in the width of the etched regions may result, reducing
14 the number of active areas on the die, thereby reducing the number of devices that can
15 be formed. The semiconductor industry has been striving for ever smaller feature sizes
16 for denser structures for manufacturing. A corollary to this goal is to achieve planar
17 structures. It would therefore be desirable to have a planarized surface which utilizes
18 standard processing steps to yield denser structures.

19 It is therefore an object of the present invention to provide a method of forming
20 planarized structures for scaling semiconductor devices.

1 It is a further object of the present invention to provide a method of forming
2 improved transistors while increasing the planarity of the surface of the wafer thereby
3 minimizing subsequent step coverage problems.

4 It is a further object of the present invention to provide a standard field oxide to
5 improve the scaling and planarity of the devices.

6 It is a further object of the present invention to provide a method of forming the
7 devices adjacent to isolation regions which requires significantly fewer subsequent
8 processing steps thereby decreasing the manufacturing complexity and producing
9 higher yields and reliability.

10 It is yet a further object of the present invention to provide a method which
11 reduces the formation of the polysilicon sticks.

12 Other objects and advantages of the present invention will be apparent to those
13 of ordinary skill in the art having reference to the following specification together with
14 the drawings.

15

SUMMARY OF THE INVENTION

The invention may be incorporated into a method for forming a semiconductor device structure, and the semiconductor device structure formed thereby. A field oxide is grown across the integrated circuit, patterned and etched to form an opening with substantially vertical sidewalls exposing a portion of an upper surface of a substrate underlying the field oxide where an active area will allow for devices to be formed. A gate oxide is grown over the exposed portion of the substrate. A polysilicon layer is deposited over the field oxide and gate oxide to a thickness wherein the lowest most portion of the upper surface of the polysilicon is above the upper surface of the field oxide. The polysilicon layer is planarized and etched. Preferably, a silicide layer is formed over the polysilicon layer and a dielectric capping layer is formed over the silicide layer. A photoresist mask is formed over a portion of the capping layer overlying at least a portion of the substrate not covered by the field oxide. The capping layer, silicide, polysilicon layer and gate oxide are etched to form a transistor gate electrode. The photoresist is removed and LDD regions are formed in the substrate adjacent the gate electrode. Sidewall spacers are formed along the sides of the gate electrode. In a preferred embodiment, raised source/drain regions are formed adjacent the sidewall spacers to increase the planarity of the device.

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. Referring now to Figures 1A-6B, a method of fabricating a planarized circuit according to the present invention will now be described in detail. The invention itself, however, as well as a preferred mode of use, and further objects and advantages thereof, will best be understood by reference to the following detailed description of illustrative embodiments when read in conjunction with the accompanying drawings, wherein:

Figures 1A-1C, 2B-5B are cross-sectional views of the fabrication of a semiconductor integrated circuit according to one embodiment of the present invention.

Figure 2A is a cross-sectional view of the fabrication of a semiconductor integrated circuit according to an alternative embodiment of the present invention.

Figures 6A-6B are cross-sectional views of the fabrication of a semiconductor integrated circuit according to another alternative embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to Figures 1A-6B, a method of fabricating a planarized integrated circuit according to the present invention will now be described in detail. The cross-sections of these Figures illustrate this method as a portion of an overall process flow for fabricating the integrated circuit. As will be apparent to those of ordinary skill in the art, the partial process flow to be described herein may be applied in the fabrication of many types of integrated circuits, in which the full process flow will include many other process steps conventional in the art.

Referring now to Figure 1A illustrating a portion of a wafer, in cross-section, which has been partially fabricated. According to the example described herein, the present invention is directed to forming a CMOS planarized structure. It is contemplated, of course, that the present invention will also be applicable to the formation of other structures where planarization is important.

Figure 1A illustrates a portion of a wafer which has a surface at which isolation structures and devices in adjacent active areas are to be formed. As shown in Figure 1A, an integrated circuit is to be formed on a silicon substrate 10. The silicon substrate may be p- or n-doped silicon depending upon the location in the wafer where the isolation and active devices are to be formed. A field oxide layer is thermally grown across the integrated circuit preferably to a depth of between approximately 4000 to

1 dosage of approximately $1.7 \times 10^{12}/\text{cm}^2$ at a relatively low energy level of 30 KeV. A
2 further punch-through implant may be made into the n-well regions by implanting, for
3 example, boron at a dosage of approximately $1 \times 10^{12}/\text{cm}^2$ at a higher energy level of
4 75 KeV. Additional implants can also be made into the p-type regions by masking off
5 the n-wells to further adjust the doping levels, for example, by implanting boron at a
6 dosage of approximately $6 \times 10^{12}/\text{cm}^2$ and at 180 KeV.

7 A polysilicon layer 18 is formed over the gate oxide layer 16. The polysilicon is
8 generally conformal which will cause it to follow the contour of the surface of the wafer
9 as it is deposited. The polysilicon is therefore, in the present invention, preferably
10 deposited to a depth wherein the lowest most portion of the upper surface 20 of the
11 polysilicon layer 18 lies above the upper surface 22 of the field oxide regions. The
12 polysilicon layer 18 is deposited to a depth of between approximately 7000 to 9000
13 angstroms. With the field oxide at 4000-5000 angstroms, the polysilicon will tend to be
14 more planar when its overall thickness is greater than the underlying layer. The
15 polysilicon layer 18 may be in-situ doped or doped after deposition to a desired doping
16 level.

17 Polysilicon layer 18 is next planarized and then etched to form the gates of
18 various devices. One advantage of forming the polysilicon in this manner is the ability
19 to minimize the formation of polysilicon sticks or strips of polysilicon which remain in the
20 bottom edges of contacts, vias or low lying areas as a result of etching a very conformal

1 polysilicon layer that dips below the surface of the material covered. One embodiment
2 illustrating the planarization of the polysilicon layer 18 is shown with reference to Figure
3 1B. A non-conformal layer 24 is formed over the polysilicon layer 18 to a level which
4 tends to form a planar upper surface. The layer 24 may be any suitable planarizing
5 material, for example, spin-on-glass or a sacrificial photoresist, which preferably has an
6 etch ratio of 1:1 with the polysilicon. Having an etch ratio of 1:1 will enable an etch step
7 to uniformly etch the planarizing and polysilicon layers at the same rate. Alternatively,
8 an etch stop layer 26, as shown in Figure 1C, may be formed under the polysilicon over
9 the field oxide regions. The etch stop layer may again be any suitable material such as
10 nitride or a refractory metal. The planar layer 24 and polysilicon layer 18 are then
11 etched before subsequent processing steps occur. The etch may comprise a wet etch
12 or a combination wet/dry etch or a chemical mechanical polishing (CMP). Figure 2A
13 illustrates that the polysilicon layer 18 may be etched to the top of opening 17 exposing
14 the upper surface of the field oxide regions. If a wet etch is used, the polysilicon may
15 dip below the upper surface of the field oxide regions as indicated by the dotted line in
16 Figure 2A. Alternatively, the polysilicon layer 18 may remain uniformly across the top of
17 the field oxide regions 12 and the opening 17, to a depth of between approximately
18 1500 to 2000 angstroms, as shown in Figure 2B. An alternative method of
19 planarization is to etch by chemical mechanical polishing (CMP) with or without the
20 planar dielectric formed across the polysilicon.

1 isolation is improved with the capping layer in place, particularly when the sidewall
2 spacer begins at the capping layer. The raised source/drain regions 40 will provide for
3 more thermal stability for subsequent high temperature processing steps as compared
4 to a conventional salicide process which forms a silicide over the substrate source/drain
5 regions and over the gate electrode.

6 Referring to Figure 6A, an alternative embodiment for forming the raised
7 source/drain regions is illustrated. A polysilicon layer 44 is deposited over the transistor
8 gate, exposed substrate and the field oxide regions. As described with the deposition
9 of the first polysilicon layer 18 above, the polysilicon layer 44 will be conformally
10 deposited. It is preferably doped after it is deposited to a desired doping level to allow
11 for separate doping of n- and p-type regions. Because of its conformality, in order to fill
12 the opening 17 to form the raised source/drain regions, the polysilicon layer 44 is
13 deposited to a thickness wherein the lowermost portion 46 of the polysilicon layer 44 is
14 above the upper surface 22 of the field oxide regions 12 and preferably above the
15 upper surface of the capping layer 30. A planar sacrificial layer 48, for example
16 spin-on-glass or photoresist having an etch rate of 1:1 with the polysilicon layer 44 may
17 be formed over the polysilicon layer 44.

18 Referring to Figure 6B, an etch of the sacrificial layer 48 and the polysilicon layer
19 44 is performed to expose an upper surface of the field oxide regions 12 forming the
20 raised source/drain regions 50 in opening 17. It is important to note that for a

1 polysilicon raised source/drain, the etch chemistry used must be selective to the
2 polysilicon so that the underlying layers are not etched. The etch may be a wet etch,
3 dry etch, CMP or combination of these three, which are selective to the sacrificial layer
4 48 and polysilicon layer 44, etching the sacrificial layer and the polysilicon layer at the
5 same rate but which does not substantially etch the sidewall spacers 34, the capping
6 layer 30 or the silicide layer 28, if the capping layer is not formed, and the field oxide
7 regions 12, including any etch stop layer formed. The polysilicon raised source/drain
8 regions 50 may also be silicided as described above for both the transistor gate and the
9 epitaxial raised source/drain regions. The silicide regions 52 of the polysilicon raised
10 source/drain regions 50 will also lower the resistivity of the raised source/drain regions,
11 while the raised source/drain regions 50 help to prevent any undesired amount of the
12 substrate silicon from being consumed, again reducing the possibility of junction
13 leakage and punchthrough. The sidewall spacers 34 and capping layer 30 will help to
14 electrically isolate the raised source/drain regions 50 from the gate electrode 18 of the
15 transistor. In addition, the capping layer 30, if formed, may be removed before the
16 raised source/drain regions are silicided, thereby allowing the polysilicon gate electrode
17 28 to be silicided at the same time as the raised source/drain regions simplifying the
18 process further. This method may allow for easier manufacturing of devices that have
19 only one polysilicon layer, for example microprocessors, instead of multiple polysilicon
20 layers, such as in SRAMs.

1 What is claimed is:

2 1. A method of forming a portion of a semiconductor integrated circuit;

3 comprising the steps of:

4 growing a field oxide across the integrated circuit;

5 patterning and etching the field oxide to form an opening with substantially
6 vertical sidewalls exposing a portion of an upper surface of a substrate underlying the
7 field oxide where an active area will be formed;

8 growing a gate oxide over the exposed portion of the substrate;

9 depositing a polysilicon layer over the field oxide and gate oxide to a thickness
10 wherein the lowest most portion of the upper surface of the polysilicon is above the
11 upper surface of the field oxide;

12 planarizing the polysilicon layer;

13 forming a photoresist mask over a portion of the polysilicon layer overlying at
14 least a portion of the substrate not covered by the field oxide;

15 patterning and etching the polysilicon and gate oxide to form a gate electrode;

1 removing the photoresist; and

2 forming sidewall spacers along the sides of the gate electrode.

3 2. The method of claim 1, wherein the field oxide has a thickness of between
4 approximately 4000-5000 angstroms.

5 3. The method of claim 1, further comprising the steps of:

6 forming an n-well in the substrate before the field oxide is formed in areas where
7 the field oxide will be removed.

8 4. The method of claim 3, wherein the n-well is formed by implantation and
9 drive-in of phosphorous.

10 5. The method of claim 1, further comprising the step of:

11 performing a blanket implant in the substrate to adjust to desired doping levels
12 before forming the gate oxide layer.

13 6. The method of claim 5, wherein the blanket implant comprises boron
14 implanted at a dosage of approximately $1.5 \times 10^{12}/\text{cm}^2$ at 30 KeV.

1 7. The method of claim 6, further comprising the steps of:

2 masking off the p-type regions; and

3 performing a punch-through implant into the n-well regions.

4 8. The method of claim 7, wherein the punch-through implant comprises boron
5 implanted at a dosage of approximately $1 \times 10^{12}/\text{cm}^2$ at approximately 75 KeV.

6 9. The method of claim 5, further comprising the steps of:

7 masking off selected p-type regions in the substrate; and

8 implanting dopants into selected n-wells to further adjust the doping levels of the
9 n-wells and not the selected p-type regions in the substrate.

10 10. The method of claim 9, wherein the dopant comprises boron implanted at a
11 dosage of approximately $1.7 \times 10^{12}/\text{cm}^2$ and at approximately 30 KeV.

- 1 11. The method of claim 1, further comprising the steps of:
- 2 masking off selected n-well regions in the substrate; and
- 3 implanting a dopant into the p-type regions to adjust to a desired doping level.
- 4 12. The method of claim 11, wherein the dopant comprises boron implanted at a
- 5 dosage of approximately $6 \times 10^{12}/\text{cm}^2$ and at approximately 180 KeV.
- 6 13. The method of claim 1, wherein the gate oxide has thickness of between
- 7 approximately 70-100 angstroms.
- 8 14. The method of claim 1, wherein the polysilicon layer is formed to a thickness
- 9 of between approximately 7000-9000 angstroms.
- 10 15. The method of claim 1, wherein the polysilicon is in-situ doped as deposited.
- 11 16. The method of claim 1, further comprising the step of:
- 12 doping the polysilicon to a desired doping level after deposition.

1 17. The method of claim 1, wherein the step of planarizing the polysilicon
2 comprises CMP.

3 18. The method of claim 1, wherein the step of planarizing the polysilicon
4 comprises the steps of:

5 forming a planar layer over the polysilicon layer having an etch ratio of 1:1 with
6 the polysilicon;

7 performing an etchback of the planar layer and polysilicon.

8 19. The method of claim 18, wherein the planar layer is spin-on-glass.

9 20. The method of claim 18, wherein the planar layer is photoresist.

10 21. The method of claim 18, wherein the etchback comprises a wet etch.

11 22. The method of claim 18, wherein the etchback comprises chemical
12 mechanical polishing.

13 23. The method of claim 18, wherein there remains a layer of polysilicon above
14 the surface of the field oxide and in the opening after the polysilicon is etched.

1 24. The method claim 23, wherein the remaining polysilicon is approximately
2 1500-2000 angstroms over the field oxide.

3 25. The method of claim 18, wherein the upper surface of the polysilicon is
4 substantially planar with an upper surface of the field oxide.

5 26. The method of claim 1, further comprising the step of:

6 forming an etch stop layer over the field oxide before the polysilicon layer is
7 formed.

8 27. The method of claim 24, wherein the etch stop layer comprises nitride.

9 28. The method of claim 1, further comprising the step of:

10 forming a silicide layer over the polysilicon, the substrate and the field oxide
11 before the photoresist is formed; and

12 etching the silicide with polysilicon.

1 29. The method of claim 28, wherein the silicide is formed from the group
2 consisting of tantalum, tungsten, titanium and molybdenum.

3 30. The method of claim 28, wherein the silicide has a thickness of between
4 approximately 1200-1700 angstroms.

5 31. The method of claim 1, further comprising the step of:

6 forming a capping layer over the polysilicon layer before the photoresist is
7 formed; and

8 etching the silicide along with the polysilicon.

9 32. The method of claim 31, wherein the capping layer comprises oxide.

10 33. The method of claim 31, wherein the capping oxide has a thickness of
11 between approximately 1200-1700 angstroms.

12 34. The method of claim 1, further comprising the step of:

13 forming lightly doped drain regions in the substrate adjacent the gate electrode
14 before the sidewall spacers are formed.

1 35. The method of claim 1, further comprising the step of:
2 forming source/drain regions in the substrate adjacent the gate electrode after
3 the sidewall spacers are formed.

4 36. The method of claim 1, further comprising the steps of:

5 forming a raised source/drain region adjacent the gate electrode and overlying
6 the exposed substrate.

7

1 37. The method of claim 36, wherein the step of forming a raised source/drain
2 further comprises the steps of:

3 forming a capping layer over the polysilicon layer before the photoresist is
4 formed;

5 etching the capping layer with the polysilicon layer;

6 depositing a polysilicon layer over the transistor gate electrode, exposed
7 substrate and the field oxide wherein the lowest most portion of the upper surface of the
8 polysilicon layer is above the upper surface of the gate electrode;

9 forming a planar sacrificial layer over the polysilicon layer having a 1:1 etch rate
10 with the polysilicon layer;

11 etching the sacrificial layer and the polysilicon layers exposing the upper surface
12 of the field oxide;

13 doping the polysilicon layer to a desired doping level.

14 38. The method of claim 37, wherein the lowest most portion of the upper
15 surface of the polysilicon layer is above the upper surface of the gate electrode.

1 39. The method of claim 37, further comprising the step of:

2 forming a silicide under the capping layer and over the polysilicon before the
3 polysilicon is deposited.

4 40. The method of claim 36, wherein the step of forming a raised source/drain
5 further comprises the steps of:

6 selectively growing epitaxy above the exposed substrate surface;

7 implanting the epitaxy with an appropriate dopant to achieve a desired
8 conductivity level; and

9 siliciding an upper portion of the selectively grown epitaxy.

10

- 1 41. A method of forming a portion of a semiconductor integrated circuit;
- 2 comprising the steps of:
- 3 growing a field oxide across the integrated circuit;
- 4 patterning and etching the field oxide to form an opening with substantially
- 5 vertical sidewalls exposing a portion of an upper surface of a substrate underlying the
- 6 field oxide where an active area will be formed;
- 7 growing a gate oxide over the exposed portion of the substrate;
- 8 depositing a doped polysilicon layer over the field oxide and gate oxide to a
- 9 thickness wherein the lowest most portion of the upper surface of the polysilicon is
- 10 above the upper surface of the field oxide;
- 11 planarizing and etching the polysilicon layer such that the upper surface of the
- 12 polysilicon layer remains at or above the upper surface of the field oxide;
- 13 forming a silicide over the polysilicon layer;
- 14 forming a capping layer over the silicide;

1 forming a photoresist mask over a portion of the capping layer overlying at least
2 a portion of the substrate not covered by the field oxide;

3 patterning and etching the capping layer, the silicide, the polysilicon and gate
4 oxide to form a gate electrode of a transistor;

5 removing the photoresist;

6 forming LDD regions in the substrate adjacent the gate electrode;

7 forming sidewall spacers along the sides of the gate electrode; and

8 forming source/drain regions adjacent the gate electrode.

9 42. The method of claim 41, further comprising the step of:

10 forming n-wells in the substrate before the field oxide is formed in areas where
11 the field oxide will be removed.

12 43. The method of claim 41, wherein the polysilicon layer is formed to a
13 thickness of between approximately 7000-9000 angstroms.

1 44. The method of claim 41, wherein the silicide is formed from the group
2 consisting of tantalum, tungsten, titanium and molybdenum.

3 45. The method of claim 41, wherein the silicide has a thickness of between
4 approximately 1200-1700 angstroms.

5 46. The method of claim 41, wherein the capping layer has a thickness of
6 between approximately 1200-1700 angstroms.

7 47. The method of claim 41, further comprising the step of:

8 forming a raised source/drain region adjacent the gate electrode and overlying
9 the exposed substrate.

10.

1 50. The structure of claim 48, further comprising:

2 an n-well in the active area in the substrate.

3 51. The structure of claim 48, wherein the gate oxide has a thickness of
4 between approximately 70-100 angstroms.

5 52. The structure of claim 48, wherein the polysilicon gate electrode has a
6 thickness of between approximately 7000-9000 angstroms.

7 53. The structure of claim 48, further comprising:

8 a silicide layer over the polysilicon gate electrode.

9 54. The structure of claim 53, wherein the silicide is from the group consisting of
10 tantalum, tungsten, titanium and molybdenum.

11 55. The method of claim 53, wherein the silicide has a thickness of between
12 approximately 1200-1700 angstroms.

13

1 48. A structure consisting of a portion of a semiconductor integrated circuit,
2 comprising:

3 a field oxide formed across the integrated circuit having an opening therethrough
4 with substantially vertical sidewalls exposing a portion of an upper surface of a
5 substrate underlying the field oxide;

6 a gate oxide over a portion of the exposed portion of the substrate;

7 a polysilicon gate electrode overlying the gate oxide and having an upper
8 surface planar with or above an upper surface of the field oxide;

9 LDD regions in the substrate adjacent the gate electrode; and

10 sidewall spacers along the sides of the polysilicon gate electrode.

11 49. The structure of claim 48, wherein the field oxide has a thickness of between
12 approximately 4000-5000 angstroms.

13

1 56. The structure of claim 48, further comprising:

2 a capping layer over the silicide.

3 57. The structure of claim 56, wherein the capping layer comprises oxide.

4 58. The structure of claim 56, wherein the capping layer has a thickness of
5 between approximately 1200-1700 angstroms.

6 59. The structure of claim 48, further comprising:

7 LDD regions in the substrate adjacent the gate electrode.

8 60. The structure of claim 48, further comprising:

9 source/drain regions adjacent the gate electrode in the substrate.

10 61. The structure of claim 48, further comprising:

11 raised source/drain regions adjacent the gate electrode and overlying the

12 exposed substrate.

1 62. The structure of claim 61, wherein the raised source/drain regions comprise:

2 doped polysilicon; and

3 silicide over the upper surface of the doped polysilicon.

4 63. The structure of claim 61, wherein the raised source/drain regions comprise:

5 doped selectively grown epitaxy; and

6 silicide over an upper portion of the selectively grown epitaxy.

1 64. A structure consisting of a portion of a semiconductor integrated circuit,
2 comprising:

3 a field oxide formed across the integrated circuit having an opening therethrough
4 with substantially vertical sidewalls exposing an active area in a portion of an upper
5 surface of a substrate underlying the field oxide;

6 a gate oxide over a portion of the exposed substrate;

7 a polysilicon gate electrode overlying the gate oxide and having an upper
8 surface planar with or above the upper surface of the field oxide;

9 a silicide layer over the polysilicon layer;

10 a capping layer over the silicide layer;

11 LDD regions in the substrate adjacent the gate electrode; and


12 sidewall spacers along the sides of the polysilicon gate electrode.

13

ABSTRACT OF THE DISCLOSURE

A method is provided for forming an improved planar structure of a semiconductor integrated circuit, and an integrated circuit formed according to the same. A field oxide is grown across the integrated circuit patterned and etched to form an opening with substantially vertical sidewalls exposing a portion of an upper surface of a substrate underlying the field oxide where an active area will be formed. A gate electrode comprising a polysilicon gate electrode and a gate oxide are formed over the exposed portion of the substrate. The polysilicon gate has a height at its upper surface above the substrate at or above the height of the upper surface of the field oxide. The gate electrode preferably also comprises a silicide above the polysilicon and an oxide capping layer above the silicide. LDD regions are formed in the substrate adjacent the gate electrode and sidewall spacers are formed along the sides of the gate electrode including the silicide and the capping layer.

FIG. 1A






Fig. 1B

94-C-09.

3 of 11




FIG. 1C

94... 96

FIG. 2A






FIG. 2B



94-C-16
6 of 11


FIG. 3



94-C-16-1550

94-C 196
7 of 11

Fig. 4



94 . . . 96


94-C-26
8 of 11

8 of 11

94 . . . 96


001	001	001
002	002	002
003	003	003
004	004	004
005	005	005
006	006	006
007	007	007
008	008	008
009	009	009
010	010	010
011	011	011
012	012	012
013	013	013
014	014	014
015	015	015
016	016	016
017	017	017
018	018	018
019	019	019
020	020	020
021	021	021
022	022	022
023	023	023
024	024	024
025	025	025
026	026	026
027	027	027
028	028	028
029	029	029
030	030	030
031	031	031
032	032	032
033	033	033
034	034	034
035	035	035
036	036	036
037	037	037
038	038	038
039	039	039
040	040	040
041	041	041
042	042	042
043	043	043
044	044	044
045	045	045
046	046	046
047	047	047
048	048	048
049	049	049
050	050	050
051	051	051
052	052	052
053	053	053
054	054	054
055	055	055
056	056	056
057	057	057
058	058	058
059	059	059
060	060	060
061	061	061
062	062	062
063	063	063
064	064	064
065	065	065
066	066	066
067	067	067
068	068	068
069	069	069
070	070	070
071	071	071
072	072	072
073	073	073
074	074	074
075	075	075
076	076	076
077	077	077
078	078	078
079	079	079
080	080	080
081	081	081
082	082	082
083	083	083
084	084	084
085	085	085
086	086	086
087	087	087
088	088	088
089	089	089
090	090	090
091	091	091
092	092	092
093	093	093
094	094	094
095	095	095
096	096	096
097	097	097
098	098	098
099	099	099
100	100	100

Fig. 5A




94-C-0...
9 of 11

Fig. 5B



94- 5976
10 of 11




94-C-00'
11 of 11

11 of 11

1992-1993		1993-1994		1994-1995		1995-1996		1996-1997		1997-1998		1998-1999		1999-2000		2000-2001		2001-2002		2002-2003		2003-2004		2004-2005		2005-2006		2006-2007		2007-2008		2008-2009		2009-2010		2010-2011		2011-2012		2012-2013		2013-2014		2014-2015		2015-2016		2016-2017		2017-2018		2018-2019		2019-2020		2020-2021		2021-2022		2022-2023		2023-2024		2024-2025		2025-2026		2026-2027		2027-2028		2028-2029		2029-2030		2030-2031		2031-2032		2032-2033		2033-2034		2034-2035		2035-2036		2036-2037		2037-2038		2038-2039		2039-2040		2040-2041		2041-2042		2042-2043		2043-2044		2044-2045		2045-2046		2046-2047		2047-2048		2048-2049		2049-2050		2050-2051		2051-2052		2052-2053		2053-2054		2054-2055		2055-2056		2056-2057		2057-2058		2058-2059		2059-2060		2060-2061		2061-2062		2062-2063		2063-2064		2064-2065		2065-2066		2066-2067		2067-2068		2068-2069		2069-2070		2070-2071		2071-2072		2072-2073		2073-2074		2074-2075		2075-2076		2076-2077		2077-2078		2078-2079		2079-2080		2080-2081		2081-2082		2082-2083		2083-2084		2084-2085		2085-2086		2086-2087		2087-2088		2088-2089		2089-2090		2090-2091		2091-2092		2092-2093		2093-2094		2094-2095		2095-2096		2096-2097		2097-2098		2098-2099		2099-2100		2100-2101		2101-2102		2102-2103		2103-2104		2104-2105		2105-2106		2106-2107		2107-2108		2108-2109		2109-2110		2110-2111		2111-2112		2112-2113		2113-2114		2114-2115		2115-2116		2116-2117		2117-2118		2118-2119		2119-2120		2120-2121		2121-2122		2122-2123		2123-2124		2124-2125		2125-2126		2126-2127		2127-2128		2128-2129		2129-2130		2130-2131		2131-2132		2132-2133		2133-2134		2134-2135		2135-2136		2136-2137		2137-2138		2138-2139		2139-2140		2140-2141		2141-2142		2142-2143		2143-2144		2144-2145		2145-2146		2146-2147		2147-2148		2148-2149		2149-2150		2150-2151		2151-2152		2152-2153		2153-2154		2154-2155		2155-2156		2156-2157		2157-2158		2158-2159		2159-2160		2160-2161		2161-2162		2162-2163		2163-2164		2164-2165		2165-2166		2166-2167		2167-2168		2168-2169		2169-2170		2170-2171		2171-2172		2172-2173		2173-2174		2174-2175		2175-2176		2176-2177		2177-2178		2178-2179		2179-2180		2180-2181		2181-2182		2182-2183		2183-2184		2184-2185		2185-2186		2186-2187		2187-2188		2188-2189		2189-2190		2190-2191		2191-2192		2192-2193		2193-2194		2194-2195		2195-2196		2196-2197		2197-2198		2198-2199		2199-2200		2200-2201		2201-2202		2202-2203		2203-2204		2204-2205		2205-2206		2206-2207		2207-2208		2208-2209		2209-2210		2210-2211		2211-2212		2212-2213		2213-2214		2214-2215		2215-2216		2216-2217		2217-2218		2218-2219	
-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--	-----------	--

Fls. 6B



DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name,

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

METHOD OF FORMING PLANARIZED STRUCTURES IN AN INTEGRATED CIRCUIT

the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint Richard K. Robinson, Reg. No. 28,109, Lisa K. Jorgenson, Reg. No. 34,845 and Irena Lager, Reg. No. 39,260 to prosecute this application and to transact all business in the U.S. Patent and Trademark Office in connection therewith.

Please send all correspondence to:

Lisa K. Jorgenson
Reg. No. 34,845
SGS-Thomson Microelectronics, Inc.
1310 Electronics Drive
Carrollton, TX 75006
(214) 466-7414

Inventor's Signature: Kuei-wu Huang
Full Name of First Joint Inventor: Kuei-wu Huang
Date of Signature: June 7 1995
Residence and Post Office Address:
9825 W. Valley Ranch Parkway #1220
Irving, TX 75063

Citizenship: Taiwan, R.O.C.

Inventor's Signature: Tsiu C. Chan
Full Name of Second Joint Inventor: Tsiu C. Chan
Date of Signature: 6/7/95
Residence and Post Office Address:
1633 Camero Drive
Carrollton, TX 75006

Citizenship: U.S.

Inventor's Signature: Gregory C. Smith
Full Name of Third Joint Inventor: Gregory c. Smith
Date of Signature: June 7, 1995
Residence and Post Office Address:
1505 Shonka Dr.
Carrollton, TX 75007

Citizenship: U.S.